Abstract-We develop an empirical model for the crossover capacitance induced by the wire crossings in VLSI with multilevel metal interconnects. The crossover capacitance, which is formed in any three adjacent layers and of a three-dimensional (3-D) nature, is derived in closed form as a function of the wire geometry parameters. The total capacitance on a wire passing many crossings can then be easily determined by combining the crossover capacitance with the two-dimensional (2-D) intralayer coupling capacitance defined on a same layer. The model agrees well with the numerical field solver (with a 6.7% root-mean-square error) and measurement data (with a maximum error of 4.17%) for wire width and spacing down to 0.16 m and wire thickness down to 0.15 m. The model is useful for VLSI design and process optimization.
I. INTRODUCTION

D
EEP submicrometer integrated circuit performance is influenced by interconnect RC delay [1] - [3] . Although the device delay decreases as the technology scales down, the interconnect-induced delay, however, increases, because both line resistance and intralayer capacitance increase [1] , [2] , [4] . In VLSI circuits with multilevel interconnects, lines in adjacent metal layers are placed orthogonally to each other to minimize overlapped capacitances and enhance routing flexibility. This procedure forms many wire crossings, inducing crossover capacitance, which becomes the major factor in affecting the circuit speed [2] , [5] . An accurate model for the crossover capacitance is essential for estimating the interconnect circuit performance.
Many previous works on interconnects exist in the literature. The works of [3] , and [5] - [7] either considered two-dimensional (2-D) structures or approximated the three-dimensional (3-D) wirings by 2-D cross sections; both approaches cannot model 3-D fringe field. The models of [5] - [7] were based on numerical solutions, thus not allowing for closed-form estimation. The work of Chern [2] gave a crossover model for triple-level metal layers but with same thickness in all layers. The work of Pan et al. [8] derived an analytical expression for crossover capacitance specifically for packaging geometries. The work of Kuhn et al. [9] gave an optimization study for delay time and power dissipation using combined device and interconnect capacitances; it, however, ignored both intralayer coupling and crossover capacitances that are important in deep submicron VLSI. The work of Vladimir and Mittra [10] gave improved boundary conditions for numerical solution of interconnect and packaging capacitances. Some other works focused on novel measurement methods for extracting interconnect capacitance on various layout structures. For instance, the work of Wee et al. [11] developed a complete set of structures for characterizing multilevel metal capacitances for both stack and crossing configurations; the impact of metal-edge slope and void was also extracted. The work of Nouet and Toulouse [12] characterized interlayer and intralayer capacitance novel test patterns, and compared on-chip and off-chip measurement. In [12] , it was identified that the 3-D crossings (crossover) is a critical component in the total wiring capacitance, and a linear model with different components was then proposed with linear dependence on area, periphery length, and spacing. The work of Aoyama et al. [13] characterized coupling and ground capacitance using test patterns and numerical solutions, and it provided an optimization study by wire pitch to dielectric thickness ratio. The work of Chao et al. [14] presented a novel extraction methodology and test pattern, with verifications on SOG and CMP processes. The work of Chen et al. [15] gave a novel on-chip measurement method for small wire capacitance. In [16] , we developed models for 2-D wiring capacitance, wire delay, and interwire cross-talk noise. The capacitance model of [16] gives accurate intralayer and line-to-ground capacitance estimation for both parallel lines on a plane and lines between two planes, with agreement with measurement data.
In this paper, we continue our previous effort of [16] by focusing on the modeling of crossover capacitance for VLSI's with multilevel metal interconnect of arbitrary dielectric and wire thickness, width, and spacing in all layers. The crossover capacitance is formed in any three adjacent layers of the multilevel metal interconnects and is of a 3-D nature. We derive closed-form formula for the crossover capacitance as a function of the wire geometry parameters of three adjacent layers, including the wire width, spacing, thickness, and dielectric thickness of a line and of lines in the upper and lower layers. The total net capacitance on a wire passing many crossings can then be easily obtained by combining the crossover capacitance with the 2-D intralayer coupling capacitance defined on a same layer 0894-6507/00$10.00 © 2000 IEEE obtained in [16] . The result of our model shows agreement with the numerical field solver [17] and measurement data. This work extends the work of [16] to provide a complete solution for the modeling of interconnect capacitance for arbitrary multilevel interconnects. The complete model can be used in the delay and capacitance estimation in circuit design and process optimization.
II. CAPACITANCE MODEL
The crossover capacitance is formed in any three adjacent layers of the multilevel metal interconnect. Consider any triplelevel wire crossings, as shown in Fig. 1 [16] .
To derive the crossover model for , we adopt an empirical approach here, because the usual power series or numerical solutions for Poisson's equation are not appropriate for VLSI simulation [17] , [18] . In deriving these expressions, a rational function is first constructed to model each type of electrical flux variations with geometry variation. The rational functions are then multiplied to each other to form one flux component. Finally, all flux components are added, giving the lumped crossover capacitance . Here, three flux components, , , and , are involved. That is (1) Capacitance represents the area component from top surface to bottom surface. Capacitance represents the component from side wall to bottom surface. Capacitance represents the component from the side wall to top surface.
To derive , note that is simply the plate-to-plate capacitance, and hence (2) The flux component is modeled as the product of rational functions in the following general form:
where the 's are constants and the 's are the power coefficients, both to be determined later.
We now explain the physical rationale behind each term adopted on the right-hand side of (3) for : 1) the term follows from a power-law dependence of the capacitance on the line width [2] , [3] , [18] ; 2) the and terms are to catch the intrawire spacing dependence: Because the side wall to wire flux is reduced by intraflux as shown in the cross-section A of Fig. 1 , decreases with reduced intraspacing ; similar impact can be induced by intraspacing . Here, the same power coefficient is used to reflect their same influence; 3) the term is adopted to model the fact that the flux originated from side wall heavily relies on the wire side wall thickness with a power-law dependence [3] . The power-law dependence has been proved in [18] as a good approximation to the field strength between adjacent nonoverlapping perpendicular surfaces. Note that this dependence will be weakened for large thickness (because such flux only exists at the side wall corner adjacent to the dielectric layer); the constant reflects this dependence weakening; 4) the terms and are used to model the fact that decreases with reduced as well as with reduced because of enhanced flux from to ground plane, as shown in the cross-section A of Fig. 1 ; and 5) the exponential term modifies the dependence constructed in (2), giving weakened impact with increased , because intraflux prevents field lines from being pulled up to , electrode, as shown in the cross-section A of Fig. 1 .
To derive , we observe that is approximately a turnover of . Therefore, similar mathematical patterns will be adopted to emulate the similar electrical flux distributions. Differences in and exist, however: has a larger plate next to (or under) the side wall flux, whereas has many narrower wirings ( wires) next to (or above) the side wall component. The consequence is that the side wall flux reduction induced by larger adjacent plane in and by adjacent wirings in will be different.
is modeled in the following general form:
where the 's are constants and the 's are the power coefficients, both again to be determined later. Now, similar physical explanation, as is the case with , can be made for each term on the right-hand side of (4) for : 1) the term shows the power-law dependence as before; 2) the power terms of and again catch the intrawire spacing dependence, but here we use different power coefficients for them because their influence will be different. In fact, the influence of term in is weaker than in , for the impact in is weakened by the -toflux; 3) the term models the fact that increases with increased ; 4) the exponential term further modifies the dependence constructed in (2), giving weakened impact with increased , because intralayer flux prevents field lines from being pulled down to electrode; and 5) the last term models the impact of layer on , which gives reduced with reduced , because the intralayer coupling flux between lines forms a shield that isolates the flux from the influence of the -toflux.
This shielding effect is very strong when is small, as shown in the cross-section B of Fig. 1 . This shielding effect is reduced with large , and hence, can be significantly reduced with reduced . Note that this effect is opposed to the phenomenon that increases with increased , as predicted by the power terms of and . This term and the power-law term provide contradictory influences by spacing, and our model can well describe these two opposing phenomena, which will later be demonstrated in Fig. 3 .
To determine all constants and power coefficients in (3) and (4) for and , we use the approach of least-mean-squareserrors fitting, and we obtain (5) and (6) The root-mean-square error between the model and the numerical solutions is 6.71%, based on a total of 272 data points using the least-squares-error fitting approach. The 272 total data points were basically selected randomly, but with more dense data points chosen toward smaller dimension range (as the capacitance effect is more pronounced at smaller dimension range). A list of error distribution is shown is Table I , which only displays a partial set of our data used for parameter fitting.
The segments of outside the intersection neighborhood can be modeled by the 2-D capacitance formulas derived previously by the authors [16] . The capacitance components here include 1) intralayer coupling capacitance , which is the intraflux in the wire region without wirings crossing above, as shown in the cut-line C and cross section C of Fig. 1,  2) , which is the intraflux in the region with wirings crossing above, as shown in the cut-line B and cross-section B of Fig. 1, and 3 ) line-to-ground capacitance in the region without wirings crossing above, as shown in the cross section C of Fig. 1 . These capacitances were obtained in [16] as (7) (8) and (9) where . In [16] , the above 2-D capacitance model provides accurate capacitance prediction, with a rootmean-square error of 3.68, 4.45, and 16.13% for , , and , respectively, compared with the numerical solutions. The total capacitance on a line of length with -crossings and another -crossings can be calculated by combining the total intralayer coupling capacitance and the total crossover capacitance. The total intralayer coupling capacitance is easily determined as
The total crossover capacitance is calculated according to the following: 1) each crossing of and gives a crossover capacitance as exactly calculated by formulas (1), (2), (5), and (6); 2) each crossing of and also gives a crossover capacitance -. To compute -, we need to view the triple-layer upside down before applying the above-developed formulas. That is, is now treated as the lower layer and the upper layer, which means that should be used as and should be used as in the formulas. to be used in the formulas should be the spacing between and the next adjacent higher layer (say, if exists). If is the actual top layer, we have . Here, in such a case, we use the value m as infinity. Combining the crossover and intralayer coupling capacitances, we have (10) Our model, which is derived based on three-metal layers, can be applied to a process with any number of metal layers. The crossover capacitance of a metal wire with the layer underneath it can be accurately predicted by our model, with or without above-passing wires. In the general multilayer case, any layer above the first layer or under the third layer is shielded from the second layer and, hence, does not affect the crossover capacitance.
III. RESULTS AND DISCUSSIONS
The agreement between our model and the numerical field solver [17] is shown in Table I . In Table I The comparison between the model and the numerical simulations [17] for various and is shown in Fig. 2 . The strong dependence can be accurately predicted by our model. On the other hand, only influences minorly, simply because the flux of is shielded from the line-to-ground flux by the intraflux, as shown in the cross-section A in Fig. 1 . The intraflux plays the role of electrical buffer between and line-to-ground flux, and this buffer is weakened for small (here, m), as shown in Fig. 2 . Our model is useful here for predicting strong dependence, weak dependence induced by intraflux shielding effect, and the onset of weakened shielding effect when reduces with reduced . The comparisons of the crossover capacitance and total wiring capacitance between our model and the numerical solutions for various intralayer spacing are shown in Fig. 3 . Note that decreases with reduced and because of enhanced intraand intracoupling effects, respectively. At small (or ), the variation versus is symmetrical to that of versus . At large or , it should be noted that variations with and are different, and this difference depends on the magnitude of . To investigate this in more detail, note that for the curves with m, increases strongly with increased than with increased , which can be explained as follows: because large (at m) is adopted in these data, increased eliminates the intraflux and enhances the flux. On the other hand, with increased , considerable line-to-ground flux (as shown in the cross-section A of Fig. 1 ), becomes influential because is only m, and will retard the flux. As a result, increases with increased much stronger than with increased . Another point worth studying is the following question. When can the impact of top-level metal in any three-level metal combination be ignored for between the first and second level metals? Being able to identify a no-influence region here would allow for an easy estimation without considering parameters of the top-level wire, which will greatly simplify RC extraction [5] and process design [1] , [4] . To investigate this process, first it can be observed that the impact of is negligible for small , because m, and m gives the same for m, because the strong intraflux completely shields the -toflux from influencing . The impact of is much more pronounced when is larger than m, because can be significantly retarded by the -toflux, as shown in the cross-section B of Fig. 1 , especially when the intracoupling disappears. Hence, at m is much larger than at m. Furthermore, as mentioned before, for m, saturates with reduced (or increased ) for m, as predicted by the term in (4). These observations on give us a region where is influenced by the third-level metal, and this region is defined by m and m. Outside this region, immunizes from the impact of , and thus estimation can be performed with the top-level wiring effect ignored.
The calculated is the total capacitance in a cell with ten lines for , , and each. It is shown that slightly increases with increased , because of increased . On the other hand, significantly decreases with increased , because of decreased between lines. The larger error of for m is induced by the approximation of the last term in (10), i.e.,
. The calculation of the 2-D capacitance using this term in the region outside the crossing neighborhood may overestimate the line-to-ground capacitance, because many metal-2 field lines near the crossing neighborhood will be attracted to the crossing metal-1 instead of being terminated to ground, as shown in cross-section A of Fig.  1 . This process implies that the approximated length for of may cause slight overestimation. Note that because our model mainly tends to be used in deep submicron VLSI, the error for larger than m may not affect the calculation accuracy for densely packed VLSI.
The impact of the top layer wiring is shown in Fig. 4 , where varies with and . is noticeably reduced with reduced when intrawire spacing is m, agreeing with our observation from Fig. 3 made in the previous paragraph, as some flux is attracted to the electrode. The disagreement between the model and numerical solution at small is caused by the large variation generated by the last term in (6) as a result of its rational function form. The form is chosen for tradeoff at large . The comparison between our model and measurement data is performed based on test structures fabricated in a 0.35-m twin-well logic CMOS process. The interconnection in this process is composed of AlCuSi metal lines, an oxide dielectric layer, and chemical-mechanical polished dielectric layers. Three test structures are included in this study, with each test structure composed of three layers of intracoupled wires. Each test structure has 726 crossovers. The between -toor between -tois then measured by grounding all additional wires to eliminate all intralayer and line-to-ground flux. Measurement has been performed on ten dies a wafer for four wafers, with the mean and standard deviation shown in Table II . Agreement is shown between our model and measurement with a maximum error of 4.17%. It should be noted that our model has been derived based on normalized dielectric constant, and is, hence, independent of the oxide dielectric constant. In comparing our model with measurement data, however, dielectric constant must be determined. The dielectric constant is determined by measuring large-plate capacitors using HP4284 impedance meter at 100 kHz, with an exciting signal of 100 mV. Based on the measured unit-area capacitance , is obtained by . In this work, we have obtained nearly the same for all dielectric layers. For cases with various dielectric layers having different values of dielectric constant, it is also possible to apply our model by taking their dielectric constant average as a common and used in the model equations, but this has not been tested yet.
From our analysis, it is easily seen that the crossover capacitance, because of its 3-D feature, can be influenced by numerous parameters, and the impacts of these parameters are strongly coupled with each other. Our model here can be very helpful in predicting the capacitance variation versus various electrical flux fluctuations, and in optimizing the total capacitance via appropriately adjusting physical dimensions.
IV. CONCLUSION
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